




System model

The FMTV verification challenge proposes a **timing and schedulability analysis of an engine management system** to be executed on a shared-memory multi-core platform.

- The application consists of statically partitioned **tasks**, each one composed of multiple **runnables** that are executed according to a **read-compute-write policy**.

The system model is composed of a microcontroller architecture with four identical cores. Each CORE is connected to a single ported local memory arbitrated according to a FIFO policy, there also exist a global memory that is shared among all cores.



Task model

- The task model consists of **statically partitioned tasks**,
- Each one composed of **multiple runnables**
- Mixed **preemptive-cooperative** task/runnable model:

- Preemptive runnables** may only be preempted by higher priority runnables
- Cooperative runnables** may be preempted by higher priority preemptive runnables and by higher priority cooperative runnables at boundaries

Goal

The challenges proposed by Bosch are:

- Calculate tight end-to-end latencies **ignoring** memory accesses and arbitration
- Calculate tight end-to-end latencies **including** memory access and arbitration accesses
- Optimize end-to-end latencies by **mapping** the labels among the local and global memories

Challenge I

We propose a **mixed preemptive-cooperative model**

Computing the largest level- i active period $L_i = \sum_{j:P_j \geq P_i} \left\lfloor \frac{L_i}{T_j} \right\rfloor C_j$

Considering all jobs $K_i = \left\lfloor \frac{L_i}{T_j} \right\rfloor$

Blocking time $B_i = \max_{j:r:P_j < P_i} \{C_{j,r}\}$


Start time $s_{i,r}^k = B_i + \sum_{j:P_j > P_i} \left(\left\lfloor \frac{s_{i,r}^k}{T_j} \right\rfloor + 1 \right) C_j + (k-1)C_i + \bar{C}_{i,r-1}$

Finishing time $f_{i,r}^k = s_{i,r}^k + C_{i,r} + \sum_{j:P_j > \theta_i} \left(\left\lfloor \frac{f_{i,r}^k}{T_j} \right\rfloor - \left(\left\lfloor \frac{s_{i,r}^k}{T_j} \right\rfloor + 1 \right) \right) C_j$

Response time $R_{i,r}^k = f_{i,r}^k - (k-1)T_i$


Worst case response time $R_{i,r} = \max_{k \in [1, k_i]} \{R_{i,r}^k\}$

Maximum propagation delay from an initial event to the final runnable \rightarrow **Effect chain**



$$\delta(EC) = \sum_{T_i \in EC} (T_i + R_{i,r})$$

Challenge II



Analysis **including** memory access



- The delay for a global memory access is of 8 cycles for crossbar traversing and 1 cycle for the memory access. The memory access time has to be multiplied by the number of cores m that may concurrently access the global memory.

$$C_{i,r} = \left(\frac{n^I}{f} \right) + (8 + (1 * m) * n^R) + (8 + (1 * m) * n^W)$$

<http://hipert.mat.unimore.it/FMTV16/>



Challenge III



Taking into account the label distribution among cores, we can design an efficient mapping:

- $T_{LRAM} = (m-1) * 1(FIFOqueue) + 1(memory) = m$
- $T_{GRAM} = 8(xbar) + 1(memory) + (m-1) * 1(FIFOqueue) = 8 + m$

For the **PRIVATE** labels,

- optimal choice \rightarrow map labels to the local memory of the core that exclusively accesses them \rightarrow (m cycles vs. $8 + m$ cycles).

For the **SHARED** labels,

- map each label to the "core-closer" LRAM that mostly accesses it \rightarrow this could worsen the latencies of other runnables \rightarrow there is not an optimal solution. Reasonable solution \rightarrow map shared labels in closer LRAMs favoring the labels involved on an effect chain.